Veryl: A Modern Hardware Description Language
-
Updated
Sep 27, 2024 - Rust
Veryl: A Modern Hardware Description Language
SystemVerilog parser library fully compliant with IEEE 1800-2017
A SystemVerilog Language Server
Determines the modules declared and instantiated in a SystemVerilog file
Package manager and build tool for HDLs
A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
Format Verilog/SystemVerilog code
Hardware description language with Rust-like syntax
Example of using various technologies together in a Verilator simulation
Rust library to parse SystemVerilog / Verilog filelists, used in https://github.com/dalance/svlint
A simple SystemVerilog simulation tool written in rust
Add a description, image, and links to the systemverilog topic page so that developers can more easily learn about it.
To associate your repository with the systemverilog topic, visit your repo's landing page and select "manage topics."