Commits

Branch selector

 b0b1409

User selector

All users

All time

Commit History

Commits on Mar 6, 2024

• Reduce regression time

  Dolu1990

  committedMar 6, 2024
  b0b1409

• Merge pull request #85 from Bill94l/main

  Dolu1990

  committedMar 6, 2024
  646cc0f

Commits on Mar 4, 2024

• Fix wrong mask for 64 bits IO access

  

  bi262934

  committedMar 4, 2024
  9d1eb83

Commits on Feb 15, 2024

• Merge pull request #80 from ldoolitt/main

  Dolu1990

  committedFeb 15, 2024
  8f0bd88

• README.md: touch-ups by a native English speaker

  ldoolitt

  committedFeb 15, 2024
  0625574

Commits on Feb 12, 2024

• Merge branch 'asic'

  Dolu1990

  committedFeb 12, 2024
  75dadd3

• Add asic option for register file blackbox

  Dolu1990

  committedFeb 12, 2024
  c750a9b

Commits on Feb 8, 2024

• cleaning

  Dolu1990

  committedFeb 8, 2024
  0a0b2be

• sky130 remove MultiPortWritesSymplifier

  Dolu1990

  committedFeb 8, 2024
  baaadd0

• Add CombRamBlackboxer to asic gen

  Dolu1990

  committedFeb 8, 2024
  488c339

• LatchReg file now use ff core control path to ease timing constraint

  Dolu1990

  committedFeb 8, 2024
  6aeaba2

• Add CombRamBlackboxer

  Dolu1990

  committedFeb 8, 2024
  d51b924

• Fix mmuSets not being applied to lsu

  Dolu1990

  committedFeb 8, 2024
  9e14835

Commits on Feb 5, 2024

• cleanup mulPlugin

  Dolu1990

  committedFeb 5, 2024
  4640c0a

• asic config now integrate MMU / LSU by default

  Dolu1990

  committedFeb 5, 2024
  3404d9a

• openlane add SYNTH_AUTONAME param to help with timeing analysis

  Dolu1990

  committedFeb 5, 2024
  79ea10e

• Add mmuSets parameter

  Dolu1990

  committedFeb 5, 2024
  4b6ae36

• Allow single way data cache

  Dolu1990

  committedFeb 5, 2024
  f993994

Commits on Jan 30, 2024

• Merge branch 'asic'

  Dolu1990

  committedJan 30, 2024
  60cb2dd

• Merge branch 'main' into asic

  Dolu1990

  committedJan 30, 2024
  e562351

• add --no-lsu arguement

  Dolu1990

  committedJan 30, 2024
  54cf78a

• Fix datacache without coherency

  Dolu1990

  committedJan 30, 2024
  93356b4

• Add missing change

  Dolu1990

  committedJan 30, 2024
  87642e6

• Add latch register file fakeRatio parameter as a ASIC RF workaround

  Dolu1990

  committedJan 30, 2024
  c8e0cf4

Commits on Jan 18, 2024

• fix #77 Update NaxSoftware

  Dolu1990

  committedJan 18, 2024
  3fa2511

Commits on Jan 16, 2024

• Merge branch 'asic'

  Dolu1990

  committedJan 16, 2024
  8bd5527

• Merge branch 'main' into asic

  Dolu1990

  committedJan 16, 2024
  95aad89

• Make SocSim ASIC friendly

  Dolu1990

  committedJan 16, 2024
  7c80695

• Add src/main/openlane/nax template

  Dolu1990

  committedJan 16, 2024
  4ee5868

• Sync asic stuff with the doc

  Dolu1990

  committedJan 16, 2024
  f630e63

• Got icarus verilator to run asic config dhrystone simulation

  Dolu1990

  committedJan 16, 2024
  9fb1618

Commits on Jan 11, 2024

• latch regfile now use tristate

  Dolu1990

  committedJan 11, 2024
  942825a

Commits on Dec 19, 2023

• sync

  Dolu1990

  committedDec 19, 2023
  6af1a20

Commits on Nov 16, 2023

• NaxSoftware sync

  Dolu1990

  committedNov 16, 2023
  6461e9f

Commits on Nov 14, 2023

• improve NaxSoc timings

  Dolu1990

  committedNov 14, 2023
  ec3ee4d

Pagination

PreviousNext