-
Notifications
You must be signed in to change notification settings - Fork 198
Issues: chipsalliance/verible
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Missing space before hashtag in typedef declaration of parameterized class
formatter
Verilog code formatter issues
good first issue
Good for newcomers
opentitan
#850
opened Jun 8, 2021 by
ghost
Language Server: implement textDocument/hover
language-server
Language server related issues
#1187
opened Feb 11, 2022 by
hzeller
Instantiations Wrapped with One Port
formatter
Verilog code formatter issues
#1889
opened Apr 24, 2023 by
bkueffle
googletest library: download hash not matching anymore.
build system
matters pertaining to building Verible
#1168
opened Feb 1, 2022 by
hzeller
Forbid implicit declarations
style-linter
Verilog style-linter issues
#217
opened Feb 23, 2020 by
corco
Rejected valid signal name
rejects-valid syntax
If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2076
opened Jan 19, 2024 by
matlupi
Support for naming conventions
enhancement
New feature or request
style-linter
Verilog style-linter issues
#310
opened May 28, 2020 by
zegervdv
Syntax errors due to streaming Verilog style-linter issues
with
operator
style-linter
#693
opened Mar 3, 2021 by
udinator
ProTip!
Exclude everything labeled
bug
with -label:bug.