Skip to content

Issues: SpinalHDL/NaxRiscv

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
40 Open 62 Closed
40 Open 62 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Hi,can you privide an example?
#82 by duanjiulon was closed Apr 25, 2024
56
How to add VPU to NaxRiscv?
#10 by franktaTian was closed Oct 1, 2022
29
cache WB (Writeback) counter increment when reading cache line and D refill counter when writing into cache line
#75 by SoCScholar was closed Jun 14, 2024
26
Find the plugin for PeripheralAXI4
#16 by ducdracaena was closed Nov 14, 2022
21
The mmu_sv39.elf fail with SocSim
#88 by Bill94l was closed Jun 22, 2024
18
LINUX on Litex_NaxRISCV ( Linux-capable, RISC-V-based SoC )
#86 by SoCScholar was closed Mar 21, 2024
17
How to use SocDemo.elf file ?
#60 by SoCScholar was closed Nov 10, 2023
17
Different result in same config
#38 by zyn810039594 was closed Nov 1, 2023
16
How to customize hardware architecture
#102 by phillippZZ was closed Jun 10, 2024
15
An exception arose when reading instructions from the ELF file
#99 by zhangkanqi was closed May 29, 2024
15
Does NaxRicv support S-mode?
#103 by zhangkanqi was closed May 29, 2024
12
64 bit risc v core from tilelink/socSim.scala.
#68 by SoCScholar was closed Nov 14, 2023
11
Read data incorrectly when executing c.lwsp instruction
#104 by zhangkanqi was closed May 30, 2024
9
L1 & L2 cache memory architecture of Nax core
#63 by SoCScholar was closed Jun 14, 2024
9
L2 cache refill
#56 by SoCScholar was closed Oct 31, 2023
9
64-bit version NaxRiscv linux support
#23 by YiminGao0113 was closed Mar 9, 2023
9
Requirements for converting compressed Bundles to uncompressed Bundles
#7 by dreamflyings was closed Jul 24, 2022
9
Problems about debug and Halt the Nax
#98 by xie-1399 was closed May 16, 2024
8
Issue with Make Compile in setup
#34 by Pavitra07 was closed Jun 23, 2023
8
Trap executing CSRW
#18 by kleinai was closed Dec 19, 2022
8
Slow SRAM
#59 by zyn810039594 was closed Jan 8, 2024
7
Non blocking cache
#97 by SoCScholar was closed Jun 14, 2024
6
RVLS and testsGen.py
#70 by Bill94l was closed Jun 22, 2024
6
Differents from the port para and core para
#31 by zyn810039594 was closed May 27, 2023
6
Cooperate with rust code
#14 by ducdracaena was closed Oct 27, 2022
6
ProTip! Updated in the last three days: updated:>2024-06-27.